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In this work, we studied a pi-shape gate polycrystalline silicon thin-film transistor poly-Si TFT
with silicon-oxide-nitride-oxide-silicon SONOS layers and nanowire channels for the application
of electric driver and nonvolatile memory. The proposed pi-gate TFT-SONOS has superior transfer
characteristics and its output characteristic also exhibits the high driving current and the suppression
of the kink effect. For memory application, the device can provide high program/erase efficiency
and large threshold voltage shift under adequate bias operation. The enhanced performance for the
pi-gate TFT-SONOS is attributed to the larger effective channel width and the number of channel
corners. © 2007 American Institute of Physics. DOI: 10.1063/1.2813621
In recent years, polycrystalline silicon thin-film transis-
tors poly-Si TFTs have attracted much attention for active-
matrix liquid crystal displays since they can be integrated on
display panel as peripheral driving circuits.1 In addition, the
further improvement of poly-Si TFT’s performance can en-
able various functional devices, such as memory and control-
ler, to be integrated on a glass panel to achieve system-on-
panel SOP display.2,3 Because SOP technology is primarily
used for portable electronics, low power consumption is ba-
sically required to maintain a long battery life. It is well
known that the nonvolatile memory is widely utilized for
data storage in portable electronics system due to its proper-
ties of low-power consumption and nonvolatility. Compared
with the conventional nonvolatile floating gate memory,
silicon-oxide-nitride-oxide-silicon SONOS-type memory
has become a promising candidate for SOP application due
to its full compatibility with poly-Si TFTs process. Recently,
various approaches have been proposed for poly-TFTs com-
bined with nonvolatile SONOS memory TFT-SONOS on
SOP applications.4,5 In our previous study,6 the TFT-SONOS
with nanowire channels was demonstrated to exhibit superior
electrical performance for transistor and memory device due
to good gate controllability.
However, in complementary metal-oxide semiconductor
technology, high performance nonplanar multiple-gate struc-
tures in silicon-on-insulator metal-oxide-semiconductor
field-effect transistor, such as double-gate,7 trigate,8
pi-gate,9 and gate-all-around structures,10 have been reported
to present greater gate control over channel than a conven-
tional single-gate structure device. Different from the
double-gate or gate-all-around devices, the pi-gate device
can be easily manufactured and also exhibits excellent elec-
tric characteristics. Thus, in this paper, we propose the nano-
wire TFT-SONOS with pi-shape gate structure to enhance
electric performance for the applications of transistor and
high program/erase speed nonvolatile memory.
In this work, the pi-gate structure was formed on nano-
wire poly-Si channels PN with a buried oxide overetching.
In addition, a series of standard TFT-SONOS memories
without the implementation of buffer oxide overetching were
also fabricated for comparison. These standard TFT-SONOS
memory devices were marked as SN with ten strips of mul-
tiple 65 nm nanowire, S5 with five strips of multiple 0.2 m
channels, S2 with two strips of multiple 0.5 m channels,
and S1 with a single 1 m of channel in width. The gate
length of devices is kept 5 m. First, an undoped 45 nmaElectronic mail: tcchang@mail.phys.nsysu.edu.tw
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amorphous silicon a-Si was deposited on oxidized silicon
wafers by low-pressure chemical vapor deposition LPCVD
at 550 °C. Then, the deposited a-Si layer was recrystallized
by solid-phase crystallization method at 600 °C for 24 h.
After the active region patterning by electron beam lithogra-
phy, for the pi-gate structure, the active layer and buried
oxide were etched subsequently by reactive ion etching. The
additional buried oxide overetching step can assure the ver-
tical gate electrode extend over the bottom of nanowire. Af-
ter the active region definition, an ONO multilayer gate di-
electric with 15 nm tunnel oxide/20 nm silicon nitride/25 nm
blocking oxide was deposited by LPCVD. Subsequently, a
150-nm-thick in situ n+ doped poly-Si layer was deposited
and transferred to a gate electrode. After the formation of
source/drain with self-aligned phosphorous implantation, a
300 nm oxide passivation layer was deposited and contact
holes were patterned. Finally, Al metallization performed and
the devices were sintered at 400 °C in nitrogen ambient for
30 min.
Figures 1a and 1b show the transmission electron mi-
croscope photography of the standard nanowire structure and
pi-gate structure. Obviously, in pi-gate device, the nanowire
channel is surrounded by the control gate and the gate elec-
trode extends to 20 nm in depth into the buried oxide. In
addition to the top and two sides channel regions, the bottom
channel and two additional corner regions also can be con-
trolled by the extended gate electrode. The physical width of
nanowire channel and the thickness of ONO are also con-
firmed to be 65 and 60 nm, respectively. Figure 2 presents
the typical ID-VG curves of the PN and the standard devices
with different channel width structures. The threshold volt-
ages and subthreshold swing SS are also extracted in the
insert tables. The result reveals that the PN device has supe-
rior performance than those of other devices, exhibiting the
highest on-current, smallest threshold voltage Vth and SS.
For the standard devices, the electrical characteristics are im-
proved as the channel width decreased. The gate fringing
field crowding at the channel surface and corner regions can
induce a larger electrical field as the channel width is scaling
down. Hence, the standard devices with the decreased width
will obtain the better gate control ability. For the PN device,
compared to the SN device, the electrical performance is
enhanced further due to the effective channel width and cor-
ner numbers are increased. In addition, the corner current can
provide most of the total current as the device operated in
subthreshold region.8 The pi-gate device has most corner
numbers, thus, it has the best subthreshold behavior.
Figure 3 shows the typical output characteristics of stan-
dard and pi-gate devices. By comparing with all devices in
this work, the pi-gate device has the highest driving current
due to the larger effective channel width. Moreover, due to
the presence of the abundant grain boundary trap states in
poly-Si film, the conventional device will suffer from severe
impact ionization, which causes the pronounced kink effect
at high drain bias VD. It is clearly found that the drain
current becomes larger and the kink effect is less pronounced
as the channel width is decreased. This result implies the
device with narrower width can provide a better gate control
ability to shield the electric field lines from the drain. The
horizontal electrical field is thereby reduced and the output
characteristic is improved. It is well known that the impact-
ionization rate is also related to the current density. Hence, in
pi-gate device, the increased current contributes to impact-
ionization effect and results in the slightly kink effect.
In addition to transistor application, the TFT-SONOS
also can be functioned as a nonvolatile memory under ad-
equate gate voltage operation. Tunneling current is mainly
dominated by Fowler-Nordheim FN tunneling as the thick-
ness of tunneling oxide is thicker than 5 nm.11 In this work,
therefore, the devices could be programed and erased by FN
tunneling mechanism. Figures 4a and 4b show the pro-
graming and erasing characteristics of the S1, SN, and PN
FIG. 1. Transmission electron microscopy of a the standard nanowire and
b nanowire surrounded by pi-gate structures.
FIG. 2. Comparison of typical ID-VG characteristics of the pi-gate TFT-
SONOS and the standard TFT-SONOSs with different channel width. The
threshold voltages and SS of all devices are also extracted in the inset tables.
FIG. 3. Output characteristics of the pi-gate TFT-SONOS and the standard
TFT-SONOSs at VG-Vth=4 V.
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devices. In general, for FN tunneling mechanism, the electri-
cal field required for an apparent tunneling current is around
6 MV /cm.12 The effective oxide thickness of the stacked
ONO multilayer is about 50 nm in this work. Thus, the
program/erase efficiency of S1 device is very low even at the
gate voltages of 25 and −30 V. However, for SN and PN
devices, the electrical field at the corner region is much
higher than that at noncorner region due to the corner effect.
The results also reveal that the electrons mainly tunneled via
the corner region and then were stored in nitride layer. Be-
cause there are four corners around the nanowire for pi-gate
structure, the PN device has the superior program/erase effi-
ciency and the larger threshold voltage shift comparing the
SN device.
In summary, the pi-gate TFT-SONOS functioned as both
transistor and nonvolatile memory is demonstrated in this
work. The experimental results show that the pi-gate
SONOS-TFT has the superior electrical characteristics due to
the increased effective channel width and additional corner
current induced by corner effect. In addition, the proposed
device also exhibits memory characteristics with high
program/erase speed under adequate bias operation 20 or
−20 V. Thus, pixel transistor in display area and func-
tional memory circuitry in the peripheral system area can be
fabricated at the same time, and the functions of TFT-
SONOS can be controlled by different bias operation for
pixel transistor application, the operated gate voltage should
be below the FN tunneling threshold. Although the pi-gate
TFT-SONOS cannot be easily fabricated using panel maker’s
existing manufacturing facilities, it is still an applicable tech-
nology for system-on-panel display in the future.
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